Skip to content

GitLab

Commit 0bfdc43a authored by Thanassis Tsiodras's avatar Thanassis Tsiodras
Browse files

Fix typo (caught by mypy)

parent 942e7d18
Pipeline #2727 failed with stage
in 33 seconds
Hide whitespace changes
Inline Side-by-side
Showing with 2 additions and 2 deletions
dmt/B_mappers/zynqzc706_B_mapper.py
View file @ 0bfdc43a
......@@ -840,7 +840,7 @@ class MapASN1ToVHDLinputassign(RecursiveMapperGeneric[str, str]):
return lines
def MapSet(self, _: str, dstVHDL: str, node: AsnSequenceOrSet, leafTypeDict: AST_Leaftypes, names: AST_Lookup) -> List[str]: # pylint: disable=invalid-sequence-index
return self.MapSequence(_, dstVHDL, node, leafTypeDict, name2s) # pragma: nocover
return self.MapSequence(_, dstVHDL, node, leafTypeDict, names) # pragma: nocover
def MapChoice(self, _: str, dstVHDL: str, node: AsnChoice, leafTypeDict: AST_Leaftypes, names: AST_Lookup) -> List[str]: # pylint: disable=invalid-sequence-index
lines = [] # type: List[str]
......@@ -899,7 +899,7 @@ class MapASN1ToVHDLinternalsignals(RecursiveMapperGeneric[str, str]):
return lines
def MapSet(self, _: str, dstVHDL: str, node: AsnSequenceOrSet, leafTypeDict: AST_Leaftypes, names: AST_Lookup) -> List[str]: # pylint: disable=invalid-sequence-index
return self.MapSequence(_, dstVHDL, node, leafTypeDict, name2s) # pragma: nocover
return self.MapSequence(_, dstVHDL, node, leafTypeDict, names) # pragma: nocover
def MapChoice(self, _: str, dstVHDL: str, node: AsnChoice, leafTypeDict: AST_Leaftypes, names: AST_Lookup) -> List[str]: # pylint: disable=invalid-sequence-index
lines = [] # type: List[str]
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment