Commit e81bc544 authored by hugues.jerome's avatar hugues.jerome

* Added missing files


git-svn-id: https://tecsw.estec.esa.int/svn/taste/trunk/ocarina@1530 129961e7-ef38-4bb5-a8f7-c9a525a55882
parent d6f67bcc
package Generic_Native
-- This package models a generic native platform with one generic bus.
--
-- Native platforms are GNU/Linux variants, MacOS X, Solaris, Windows,
-- ...
public
with Deployment;
---------------
-- PROCESSOR --
---------------
-- Generic_Processor is the basic description of a processor with
-- one bus to connect an ethernet adapter. This ethernet adapter is
-- used through the TCP_IP_Device defined in TCP_IP_Protocol
-- package.
processor Generic_Processor
features
eth0_tcp_ip : requires bus access Generic_Bus.impl;
-- One ethernet card, connected to the processor. It is assumed
-- later that it is used through a TCP/IP stack
end Generic_Processor;
processor implementation Generic_Processor.impl
properties
Deployment::Execution_Platform => Native;
Scheduling_Protocol => (Posix_1003_Highest_Priority_First_Protocol);
Priority_Range => 0 .. 255;
end Generic_Processor.impl;
------------
-- MEMORY --
------------
memory Memory_Segment
end Memory_Segment;
memory implementation Memory_Segment.impl
end Memory_Segment.impl;
---------
-- BUS --
---------
-- Generic bus to model connections between processors and
-- devices. It is not used by the code generation process, so it is
-- made fully generic.
bus Generic_Bus
end Generic_Bus;
bus implementation Generic_Bus.impl
end Generic_Bus.impl;
end Generic_Native;
\ No newline at end of file
package GR_CPCI_X4CV
-- This package models the GR-Rasta GR-CPCI-XC4V LEON Compact-PCI
-- Development board by AEROFlex Gaisler.
public
with Deployment;
with Generic_Bus;
---------------
-- PROCESSOR --
---------------
-- The Rasta board has one LEON2 processor, 3 SpW cores and several
-- UARTS.
--
-- SpaceWire cores and UARTS are connected to separate bus, of type
-- Generic_Bus.impl.
processor LEON2
features
spw_core_1 : requires bus access Generic_Bus::Generic_Bus.impl;
spw_core_2 : requires bus access Generic_Bus::Generic_Bus.impl;
spw_core_3 : requires bus access Generic_Bus::Generic_Bus.impl;
-- Three SpaceWire cores
-- XXX Add UARTS
end LEON2;
processor implementation LEON2.impl
properties
Deployment::Execution_Platform => LEON_ORK; -- for using GNATforLEON
-- Information on the scheduler used by GNATforLEON
Scheduling_Protocol => (Posix_1003_Highest_Priority_First_Protocol);
Priority_Range => 0 .. 255;
end LEON2.impl;
------------
-- MEMORY --
------------
memory Memory_Segment
end Memory_Segment;
memory implementation Memory_Segment.impl
end Memory_Segment.impl;
end GR_CPCI_X4CV;
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment