Skip to content
GitLab
Menu
Projects
Groups
Snippets
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Sign in
Toggle navigation
Menu
Open sidebar
FPGA
open-esa-fpga-benchmark-suite
Commits
737d3890
Commit
737d3890
authored
May 24, 2017
by
Thomas Lange
Browse files
*fix: entrie for vhdl version.
parent
f41effc6
Changes
1
Hide whitespace changes
Inline
Side-by-side
circuits/basic/generic_logic_gate/prjSettings.json
View file @
737d3890
...
...
@@ -7,5 +7,5 @@
"../../utils/hdl/reduce_pack.vhd"
,
"./hdl/generic_logic_gate.vhd"
],
"
VHDL
Version"
:
"VHDL1993"
"
vhdl
Version"
:
"VHDL1993"
}
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment